N.Kirthika, S. Design of Low Power Variable Latency Adder and Its Implementation in Decimation Filter. int. jour. eng. com. sci 2013, 2.