V. Ramesh, M. . L. M. A Design of Low Power Low Area High Speed Full Adder Using GDI Technique. int. jour. eng. com. sci 2015, 4.