(1)
UART IP Core Design and Verification Using WISHBONE Interface.
int. jour. eng. com. sci
2024
,
13
(10), 26492-26497.
https://doi.org/10.18535/ijecs/v13i10.4906
.