P.P. Nagaraja Rao, A. 2018. Implementation Of Clock Gating Logic By Matching Factored Forms. International Journal of Engineering and Computer Science. 4, 07 (Jan. 2018).