Raminder Preet Pal Singh, P.K.A.S. 2015. FPGA Implementation of Double Precision Floating Point Arithmetic Unit. International Journal of Engineering and Computer Science. 4, 09 (Sep. 2015).