Return to Article Details Algorithmic Reduction and Optimization of Logic Circuit in area and Power Tradeoffs’ with the Help of BDD Download Download PDF