View of Design and implementation of efficient 32-bit floating point multiplier using Verilog

Return to Article Details Design and implementation of efficient 32-bit floating point multiplier using Verilog Download Download PDF