

A New Technique for Low Power Double Tail Comparator Using Parallel Mechanism

Remya Ayyappan,

M.E.VLSI-Design, ,Sree Sakthi Engineering College,ECE Department,

remyaayyappan.91@gmail.com.

Abstract- Comparators are the most analyzing unit in the analog to digital converters. In such situation we have to use the high speed and the low power consumption based comparators. Hence we are designing the comparators is more challenging when the supply voltage is smaller. To achieve high speed, larger transistors are required to compensate the reduction of supply voltage, which also means that more die area and power is needed. In this paper we are presenting the low power and high speed comparators even in small supply voltages. This comparator design having the small count of transistors which is used to reduce the delay time. Apart from technological modifications, developing new circuit structures which avoid stacking too many transistors if they do not increase the circuit complexity.

Index Terms—Double-tail comparator, dynamic clocked comparator, high speed analog to digital converters, low power analog design.

I. INTRODUCTION

COMPARATOR is one of the fundamental building blocks in most analog-to-digital converters (ADCs). Many high-speed ADCs, such as flash ADCs, require high-speed, low-power comparators with small chip area. In electronics, a comparator is a device that compares two voltages or currents and outputs a digital signal indicating which is larger. It has two analog input terminals V_+ and V_- and one binary digital output V_0 . A comparator consists of specialized high-gain differential amplifier. They are commonly used in devices that measure and digitize analog signals, such as analog-to-digital converters (ADCs), as well as relaxation oscillators. Comparators are most probably second most widely used electronic components after operational amplifiers in this world. Comparators are known as 1-bit analog-to digital converter and for that reason they are mostly used in large abundance in A/D converter. In the analog-to-digital conversion process, it is necessary to first sample the input. This sampled signal is then applied to a combination of comparators to determine the digital equivalent of the analog signal.

II. LITERATURE SURVEY

High-speed comparators in ultra deep submicrometer (UDSM) CMOS technologies suffer from low supply voltages especially when considering the fact that threshold voltages of the devices have not been scaled at the same pace as the supply voltages of the modern CMOS processes [1]. Hence, designing high-speed comparators is more challenging when the supply voltage is smaller. In other words, in a given technology, to achieve high speed, larger transistors are required to compensate the reduction of supply voltage, which also means that more die area and power is needed. Besides, low-voltage operation results in limited common-mode input range, which is important in many high-speed ADC architectures, such as flash ADCs. Many techniques, such as supply boosting methods [2], [3], techniques employing body-driven transistors [4], [5], current-mode design [6] and those using dual-oxide processes, which can handle higher supply voltages have been developed to meet the low-voltage design challenges. Boosting and bootstrapping are two techniques based on augmenting the supply, reference, or clock voltage to address input-range and switching problems. These are effective techniques, but they introduce reliability issues especially in UDSM CMOS

technologies. Body-driven technique adopted by Blalock [4], removes the threshold voltage requirement such that bodydriven MOSFET operates as a depletion-type device. Based on this approach, in [5], a 1-bit quantizer for sub-1V $\Sigma\Delta$ modulators is proposed. Despite the advantages, the bodydriven transistor suffers from smaller transconductance (equal to g_{mb} of the transistor) compared to its gate-driven counterpart while special fabrication process, such as deep n-well is required to have both nMOS and pMOS transistors operate in the body-driven configuration. Apart from technological modifications, developing new circuit structures which avoid stacking too many transistors between the supply rails is preferable for low-voltage operation, especially if they do not increase the circuit complexity. The structure of double-tail dynamic comparator first proposed in [10] is based on designing a separate input and crosscoupled stage. This separation enables fast operation over a wide common-mode and supply voltage range [10]. In this paper, a comprehensive analysis about the delay of dynamic comparators has been presented for various architectures. Furthermore, based on the double-tail structure proposed in [10], a new dynamic comparator is presented, which does not require boosted voltage or stacking of too many transistors. Merely by adding a few minimum-size transistors to the conventional double-tail dynamic comparator, latch delay time is profoundly reduced. This modification also results in considerable power savings when compared to the conventional dynamic comparator and double-tail comparator.

III. EXISTING SYSTEM

A. Conventional Dynamic Comparator

The schematic diagram of the conventional dynamic comparator widely used in A/D converters, with high input impedance, rail-to-rail output swing, and no static power consumption is shown in Fig. 1 [1], [17]. The operation of the comparator is as follows. During the reset phase when $CLK = 0$ and M_{tail} is off, reset transistors ($M7-M8$) pull both output nodes $Outn$ and $Outp$ to VDD to define a start condition and to have a valid logical level during reset. In the comparison phase, when $CLK = VDD$, transistors $M7$ and $M8$ are off, and M_{tail} is on. Output voltages ($Outp$, $Outn$), which had been pre-charged to VDD , start to discharge with different discharging rates depending on the corresponding input voltage (INN/INP). Assuming the case where $V_{INP} > V_{INN}$, $Outp$ discharges faster than $Outn$, hence when $Outp$ (discharged by transistor $M2$ drain current), falls down to $VDD - |V_{thp}|$ before $Outn$ (discharged by transistor $M1$ drain current), the

corresponding pMOS transistor ($M5$) will turn on initiating the latch regeneration caused by back-to-back inverters ($M3, M5$ and $M4, M6$). Thus, $Outn$ pulls to VDD and $Outp$ discharges to ground. If $V_{INP} < V_{INN}$, the circuits works vice versa.




Fig:1 Schematic Diagram of Conventional dynamic comparator

B. Conventional Double-Tail Dynamic Comparator

A conventional double-tail comparator is shown in Fig. 2 [10]. This topology has less stacking and therefore can operate at lower supply voltages compared to the conventional dynamic comparator. The double tail enables both a large current in the latching stage and wider M_{tail2} , for fast latching independent of the input common-mode voltage (V_{cm}), and a small current in the input stage (small M_{tail1}), for low offset [10]. The operation of this comparator is as follows. During reset phase ($CLK = 0$, M_{tail1} , and M_{tail2} are off), transistors $M3-M4$ pre-charge fn and fp nodes to VDD , which in turn causes transistors $MR1$ and $MR2$ to discharge the output nodes to ground. During decision-making phase ($CLK = VDD$, M_{tail1} and M_{tail2} turn on), $M3-M4$ turn off and voltages at nodes fn and fp start to drop with the rate defined by $I_{Mtail1}/C_{fn(p)}$ and on top of this, an input-dependent differential voltage $_V_{fn(p)}$ will build up. The intermediate stage formed by $MR1$ and $MR2$ passes $_V_{fn(p)}$ to the crosscoupled inverters and also provides a good shielding between input and output, resulting in reduced value of kickback noise [10]. Similar to the conventional dynamic comparator, the delay of this comparator comprises two main parts, t_0 and t_{latch} . The delay t_0 represents the capacitive charging of the load capacitance C_{Lout} (at the latch stage output nodes, $Outn$ and $Outp$) until the first n-channel transistor ($M9/M10$) turns on, after which the latch regeneration starts.




Fig:2 Schematic Diagram of Conventional Double tail Dynamic Comparator




Fig:3

Schematic Diagram of Proposed Dynamic Comparator

IV. PROPOSED SYSTEM

In this paper we are going to propose the low voltage low power double tail comparator. The proposed comparator works down to a supply voltage of 0.5 V with a maximum clock frequency of 600 MHz and consumes low power. To overcome the static power consumption issue two NMOS switches are used below the input transistors. This could be having low power consumption compared to the conventional comparator. Then also the delay could be reduced in this comparator.

Boosting and boot strapping are two techniques based on augmenting the supply, reference, or clock voltage to address input-range and switching problems. These are effective techniques, but they introduce reliability issues especially in UDSM CMOS technologies. Body-driven technique adopted by Blalock, removes the threshold voltage requirement such that body driven MOSFET operates as a depletion-type device. Based on this approach, in, a 1-bit quantizer for sub-1V modulators is proposed. Despite the advantages, the body driven transistor suffers from smaller transconductance (equal to g_{mb} of the transistor) compared to its gate-driven counterpart while special fabrication process, such as deep n-well is required to have both nMOS and pMOS transistors operate in the body-driven configuration. Apart from technological modifications, developing new circuit structures which avoid stacking too many transistors between the supply rails is preferable for low-voltage operation, especially if they do not increase the circuit complexity. In the, additional circuitry is added to the conventional dynamic comparator to enhance the comparator speed in low supply voltages.

The proposed comparator of works down to a supply voltage of 0.5 V with a maximum clock frequency of 600 MHz and consumes 18 μ W. Despite the effectiveness of this approach, the effect of component mismatch in the additional circuitry on the performance of the comparator should be considered. The structure of double-tail dynamic comparator first proposed is based on designing a separate input and cross coupled stage. This separation enables fast operation over a wide common-mode and supply voltage range.

V.SIMULATION RESULTS




Fig:4 Output Waveform for Proposed Structure




Fig:5 Power and Delay Analysis

TABLE 1
SUMMARY OF THE COMPARATORS
PERFORMANCE

Compa rator struc ture	Convent ional dynamic Compa rator	Convent ional Double- tail Compa rator	Propose d Compa rator
Power	9.182e- 004W	8.366e- 004W	4.75e- 006W
Delay	7.8475 ns	2.5008 ns	2.500 ns

VI. CONCLUSION

In this paper, we presented a comprehensive delay and power analysis for clocked dynamic comparators. Two common structures of conventional dynamic comparator and conventional double-tail dynamic comparators were analyzed. Also, based on theoretical analyses, a new dynamic comparator with low-voltage low-power capability was proposed in order to improve the performance of the comparator. Delay as well as power is reduced to a great extent compared to conventional structures.

REFERENCES

[1] B. Goll and H. Zimmermann, "A comparator with reduced delay time in 65-nm CMOS for supply voltages down to 0.65," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 56, no. 11, pp. 810–814, Nov. 2009.
 [2] S. U. Ay, "A sub-1 volt 10-bit supply boosted SAR ADC design in standard CMOS," *Int. J.*

Analog Integr. Circuits Signal Process., vol. 66, no. 2, pp. 213–221, Feb. 2011.

[3] A. Mesgarani, M. N. Alam, F. Z. Nelson, and S. U. Ay, "Supply boosting technique for designing very low-voltage mixed-signal circuits in standard CMOS," in *Proc. IEEE Int. Midwest Symp. Circuits Syst. Dig. Tech. Papers*, Aug. 2010, pp. 893–896.

[4] B. J. Blalock, "Body-driving as a Low-Voltage Analog Design Technique for CMOS technology," in *Proc. IEEE Southwest Symp. Mixed-Signal Design*, Feb. 2000, pp. 113–118.

[5] M. Maymandi-Nejad and M. Sachdev, "1-bit quantiser with rail to rail input range for sub-1V modulators," *IEEE Electron. Lett.*, vol. 39, no. 12, pp. 894–895, Jan. 2003.

[6] Y. Okaniwa, H. Tamura, M. Kibune, D. Yamazaki, T.-S. Cheung, J. Ogawa, N. Tzartzanis, W. W. Walker, and T. Kuroda, "A 40Gb/s CMOS clocked comparator with bandwidth modulation technique," *IEEE J. Solid-State Circuits*, vol. 40, no. 8, pp. 1680–1687, Aug. 2005.

[7] B. Goll and H. Zimmermann, "A 0.12 μm CMOS comparator requiring 0.5V at 600MHz and 1.5V at 6 GHz," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 316–317.

[8] B. Goll and H. Zimmermann, "A 65nm CMOS comparator with modified latch to achieve 7GHz/1.3mW at 1.2V and 700MHz/47 μW at 0.6V," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2009, pp. 328–329.

[9] B. Goll and H. Zimmermann, "Low-power 600MHz comparator for 0.5 V supply voltage in 0.12 μm CMOS," *IEEE Electron. Lett.*, vol. 43, no. 7, pp. 388–390, Mar. 2007.

[10] D. Shinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps Setup+Hold time," in *Proc. IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers*, Feb. 2007, pp. 314–315.

[11] P. Nuzzo, F. D. Bernardinis, P. Terreni, and G. Van der Plas, "Noise analysis of regenerative comparators for reconfigurable ADC architectures," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 55, no. 6, pp. 1441–1454, Jul. 2008.