Optimization Of Cmos Circuits By Using Quaternary Logic LUT

V.Narasimhulu, K.V. Bhanu Prasanth, C.Md.Aslam

M.Tech Student, ECE VITS, Proddatur Kadapa (Dist)., A.P.-516360 Asst. Professor, ECE VITS, Proddatur Kadapa (Dist)., A.P.-516360 Assoc.profrssor,H.O.D E.C.E VITS,Proddatur Kadapa (Dist)., A.P.-516360

Abstract: Now a days due to Interconnections the delay will increase in design of a circuit. The more number of interconnections leads to increase in the area of the circuit due to this the power consumption also more in COMS digital circuits. Multiple-valued logic can reduce the average power required for level transitions and reduces the number of interconnections for the design, hence also reducing the effects of interconnections on overall power consumption. In this paper, we propose quaternary lookup table (LUT) architecture was designed to replace or complement binary LUTs in field programmable gate arrays. The circuit is implemented with the CMOS processes, with a single voltage supply and voltage mode structures.

A clock boosting technique is used to improve the performance of the design. The proposed implementations can overcome the all drawbacks which are previously published in the quaternary logic. For this design such as the need for special features in the CMOS process or power hungry current-mode cells. We implements a full adder prototype based on the designed LUT, fabricated in a standard 130-nm CMOS technology, able to work at 100 MHz while consuming 122 μ W. The performance results will be comparing with the all existing systems.

Keywords- Multivalve logic, Lookup table(LUT) Field Programable Gate Array(FPGA), Quaternary logic

I. INTRODUCTION

IN All Binary digital circuits by using CMOS technology, power consumption is determined by two types Static power consumption and Dynamic power consumption. The Static Power Consumption is more related to leakage currents if leakage currents are more then the static power consumption also high. The Dynamic power consumption is measured by using the formula mentioned below

PD = cvDD2.

Here C is the load capacitance for the nodes being driven in the design and VDD is the supply voltage. The Designing of CMOS circuits and performance are improved by using the minimization of the transistor sizes and by lowering the supply voltage, therefore saving the energy, optimize the power consumption and integrate the more functionality into the same area. However the capacitance C also includes the routing capacitance associated with load of the circuit and connect the logic circuits in the buses form. This is particularly observe in the modern FPGAs in this FPGAs the wastage of power will be reaches up to 70% of the total power consumption. Due to the functionality of Reconfigurability in FPGAs we can develop the all modern digital system designs good performance and less cost while compare with the Application-specific integrated circuit (ASIC).

An approach to moderate the effect of interconnections by using the Multi-valued logic (MVL).multi value means more than single value there are different multi logic methods are used in the design of digital circuits. Multi value logic is the half way between binary logic and signal processing in multi value logic we can perform the operations by using more than two discrete levels. Multi value logic can be implemented either in Voltage Mode Logic(VML) or in Current Mode Logic(CML).

In Voltage mode circuits number of signal levels is limited by the power supply voltage and signal-to-noise ratio, where as in current mode circuit number of signal levels is limited by resolution of current comparators and signal-to-noise ratio for given technology.

The different multi valued methods are present using in the design of digital circuits are

- 1) Binary Logic(0 or 1)
- 2) Ternary Logic(1,0,-1)
- 3) Quaternary Logic(0,1,2,3)

These are all the different Multi valued logic methods.

Therefore in multivalued logic the power consumption can be minimized because the level transition is closer compare with single valued logic so the power consumption can be determined in the multivalued logic by using the below formula

PD α CVDDVav

Here Vav is the average power required for the level transition from one voltage level to other level. More Details about the determination of the energy consumption in Quaternary logic buses and a comparison to their binary logic, it is known that the use of MVL comes at the price of having relatively less noise margin than the binary therefore its use ia not trusted. there is still large and foreseeable room for power optimization exploiting the shrinking and supply voltage reduction of CMOS devices. The current mode multi-valued logic (CMVL) produces the high energy consumption due to high leakage current of the circuit to overcome this we go for Voltage mode multi-valued logic(VMVL).

In this paper we proposes a design of multi value logic circuit by using look up table(LUT) design in the Quaternary logic representation that uses a simple voltage mode standard CMOS circuits and improves the performance by using the clock boosting(CB) technique to reduce the switching resistance and optimize the delay and area. In our implementation we uses a single voltage supply and design of look up table by using the quaternary logic and by using QLUT design the Quaternary Half adder and Full adder compare the Simulation results and synthesis report with the results of binary logic.

Basically this paper organizes the following sections.

I)	Abstract
1)	Austraci

- II) Introduction
- III) Quaternary logic and lookup table
- IV) Existing methods
- V) Proposed method and Implementation
- VI) QLUT Half Adder
- VII) QLUT Full Adder
- VIII) Simulation and synthesis results
- IX) Compare the results of both existing and proposed methods
- X) Conclusion

II. QUATERNARY LOGIC AND LOOK UP TABLE

A quaternary variable can assume four different logic levels. Assuming a rail-to-rail voltage range and equal noise margins for the four logic levels, three different

reference voltage values are required, 1/6VDD, 3/6VDD,

and $5/6V_{DD}$, to determine a quaternary value. This is shown in figure below. Since a quaternary variable (*Q*) is able to carry twice as much information as a binary variable (*B*), we have the following relation:



Fig. 1. Quaternary logic and reference voltages levels.

a.

 $|Q| = 2 \times |B|.$

Therefore, two binary variables may be grouped into one quaternary variable without information loss, merging two nodes into one. It should be noted that there is no direct conversion of binary to quaternary logic gates in conventional CMOS, since the binary circuits use the available power rails to represent the binary symbols. For quaternary logic there are two more intermediate levels, which cannot be obtained directly using the same techniques. On the other hand, viable implementations of quaternary circuits have already been achieved for LUTs. A LUT is an array indexing operator, where the output is mapped by the input, based on the configuration memory. The configuration values are initially stored in the LUT configuration memory, and according to the input, the logic value in the addressed.

position is assigned to the output. By properly programming the LUT configuration memory, the LUT can implement any logic function with the given number of inputs and outputs.

A quaternary function implemented by a QLUT is defined as $g: Qk \rightarrow Q$, over a set of quaternary input variables $Y = (y0, \ldots, yk-1)$, where the values of a variable

yi and the function g(Y) are defined in $Q = \{0, 1, 2, 3\}$. In general, if *l* is the number of logic levels, the total number of different functions |F| that can be implemented in a LUT is given by

 $|F| = l|n \times lk|$

where *n* is the number of outputs and *k* is the number of inputs. For a LUT with a single output (n = 1), the number of different functions for binary (l = 2) and quaternary (l = 2)

4) representations is given, respectively, by |F2| = 22k = 4k |F4| = 44k = 256k.

The number of possible functions that may be represented in a quaternary LUT is much larger than in a binary LUT with the same number of inputs and outputs. Therefore, apart from reducing the total number of connections, MVL also leads to a reduction of the total number of gates when compared with a binary implementation.

III. EXISTING METHODS

In this paper we over come the drawbacks of the Binary logic and Binary lookup table and design of digital circuits. Binary logic is nothing but the using the numbers either '0' or '1'.the look up table is nothing but the array indexing operator and inputs driven by the outputs. The lookup table

can be used in the design of the FPGAs. The drawbacks of the binary logic is nothing but the we can implement less number of functions this leads to larger area required to design large functions and more delay and energy consumption also more for designing of digital circuits, to overcome all these we go for a logic called Quaternary logic.

IV. PROPOSED METHOD AND ITS ARECHITECTURE

The proposed 2-input 1-output QLUT is shown in Fig. 2. or this given QLUT complexity, 16 quaternary configuration inputs are necessary, one for each possible combination of the two quaternary inputs. The configuration word defines the reconfigurable quaternary function. In practice, the input signals are used to select which one of the configuration inputs is connected to the output. The proposed QLUT is composed of two main blocks: a 16-1 multiplexer using an array of switches, that establishes a low-resistance path between one configuration input and the output according to the input values; and a quaternary-tobinary decoder, consisting of a 2-bit analog-to-digital (ADC) frontend followed by combinational logic used to generate the control signals feeding the multiplexer. These blocks are described in the following sections.



Fig. 2. Proposed quaternary LUT.

V.I. 16-1 Multiplexer

Due to the quaternary nature of its inputs, the 16-1 multiplexer shown in Fig below may be thought of as an analog multiplexer. The output is assumed to be of a capacitive nature and its value is defined by the interconnection network to which the QLUT output is connected. For a binary FPGA this value can go up to tens of pF [10]. Although, the use of quaternary logic allows to reduce the number of wires, leading to a compact layout, reducing the routing capacitance. We used the typical value for a binary FPGA (10 pF), since it allows us to consider that maintaining the same number of wires, we can increase the functionality within the FPGA. The multiplexer path is usually implemented by transmission gates (TGs), which can be modeled by a simple RC circuit, as shown in Fig. 3. The charging time is proportional to the RC time constant, and since the capacitance is already constrained, the only way to reduce propagation delay is to decrease the switch resistance. The straightforward approach to reduce the switch resistance is to increase the transistors width. On the other hand, this increases the gate capacitance, leading to a power increase to turn it on. Moreover, TGs are known to

behave worse when the signals are far from the supply rails. This is particularly severe for the intermediate levels in quaternary signals, since there is a reduced overdrive voltage on the MOS transistors. We evaluated two techniques to implement the multiplexer switches, the use of a CMOS TG, Fig. 3(a), and the use of a single nMOS transistor controlled by a CB circuit, Fig. 3(b), which was the implemented solution



Fig. 3. (a) Multiplexer path RC model. (b) CB switch.



V.II. Quaternary-to-Binary Decoder

The 2-bit quaternary-to-binary decoder allows the use of a single row of switches to drive the input configuration signals to the output of the QLUT. To do so, it is necessary to generate 16 control signals, to be applied in the clk1 inputs of each switch, shown in Fig. 5(c). These switches are employed to connect one quaternary configuration input to the output. To generate the required control signals, the quaternary variables are decoded into binary, allowing the use of binary logic gates. Thus, an ADC frontend is necessary, considering the analog nature of the quaternary signals. We have implemented inverting selfreferenced comparators, shown in Fig. 6, where Qi is a quaternary input of the QLUT. The main advantage of this structure, also used in, over previously proposed implementation is that it only uses standard CMOS structures.

VI. QLUT HALF ADDER

Half adder in nothing but the adding of two numbers in quaternary logic we are measure 16 combinations by using QLUT half adder. The architecture of the QLUT Half Adder and logic table is shown in figure below.



Fig. 10. QLUT half adder high level configuration.

TABLE V

HALF ADDER LOGIC FUNCTION

\mathbf{Q}_{A}	04	04	04	04	14	14	14	14	24	24	24	24	34	34	34	34
Q_B	0_4	1_4	2_{4}	34	0_4	1_4	2_4	34	0_4	1_4	2_4	34	0_4	1_4	2_4	34
Sum	0_4	1_4	2_{4}	34	1_4	2_{4}	34	0_{4}	2_{4}	34	0_4	1_4	34	0_4	1_4	2_{4}

From the above architecture we observe that the QLUT working as a half-adder and the logic table shows the operation about the half-adder from the logic table we can derive the equation for the sum.

 $\begin{aligned} &\text{Sout} = \{1[(a0)(b1)] + [(a1)(b0)] + [(a2)(b3)] + [(a3)(b2)] \} \\ &+ \{2[(a0)(b2)] + [(a1)(b1)] + [(a2)(b0)] + [(a3)(b3)]\} + \\ &\{3[(a0)(b3)] + [(a1)(b2)] + [(a2)(b1)] + [(a3)(b0)]\} . \end{aligned}$

The QLUT Half adder are designed by using verilog HDL and Observe the Simulation results and Synthesis report and note down the values of area, delay and power consumption

VII . QLUT FULL ADDER

In this section, we employ the proposed QLUT to implement a full adder. The conventional and direct approach would require four QLUTs to properly implement this function, two QLUTs for each output, sum and carry out, working with the two possible values of the carry in. However, we propose minor modifications to the designed QLUT, which allows the reduction of the number of QLUTs only to two. This is achieved at the cost of a slight increase in binary combinational logic and a 2-1 multiplexer, as shown in Fig. 12. These modifications do not affect the original reconfigurability and functionality of the circuit as a regular QLUT.



Fig. 12. QLUT full adder high level configuration.

TABLE VI
FULL ADDER LOGIC FUNCTION

QA	QB	C_{IN}	Sum	C_{OUT}	QA	QB	C_{IN}	Sum	C_{OUT}
04	04	0_4	0_{4}	0.4	04	0_{4}	1_{4}	14	0_{4}
04	14	0_{4}	1_{4}	04	04	1_{4}	1_4	24	04
04	24	0_{4}	2_{4}	04	04	24	1_{4}	34	0_{4}
04	34	0_4	34	04	04	34	1_4	04	1_{4}
14	0_{4}	0_{4}	1_{4}	04	14	0_{4}	1_{4}	24	0_{4}
1_{4}	1_{4}	0_4	2_{4}	04	14	1_4	1_4	34	0_4
1_{4}	24	0_4	34	0_{4}	1_{4}	2_{4}	1_4	04	1_{4}
1_{4}	34	0_4	0_{4}	1_{4}	14	34	1_4	14	1_{4}
24	04	04	24	04	24	04	1_{4}	34	04
2_{4}	1_4	0_4	34	0_{4}	24	1_4	1_4	04	1_{4}
24	24	0_4	0_{4}	1_{4}	24	24	1_4	14	1_{4}
24	34	0_{4}	1_{4}	14	24	34	1_4	24	14
34	04	0_{4}	34	04	34	04	1_4	04	1_{4}
34	1_{4}	0_4	0_4	1_{4}	34	1_{4}	1_4	1_{4}	1_{4}
34	24	0_{4}	1_{4}	14	34	24	1_{4}	24	14
34	34	0_{4}	24	14	34	34	1_{4}	34	1_{4}

VII.1. QLUT With Shift

Table shows the full adder truth table. It may be inferred that the results for the Sum and COUT signals may be easily obtained through logic shifts on the inputs. The shift block is implemented for one of the inputs and performs a single up-shift on the input quaternary value. Using the two QLUTs configured with the results when CIN is 0, as shown in Table VI, it is observed that the result with CIN 1 can be obtained, for the Sum, by up shifting one level on QB. For COUT, the same reasoning can be performed leading to an up shift of one level on the variable QA, which corresponds to a shift of four levels on the COUT output, with exception when QA has the level 3, which is handled by combining the yC and zA (which are 0 when CIN has the

level 1 and *QA* has the level 3) on a NOR to control the 2-1 multiplexer. This block is implemented with two 2-input NAND gates, four inverters and two 2-input NOR gates.

The required logic to perform the shifts and to decode the CIN is added to the QLUT. These blocks are implemented keeping area and energy consumption as low as possible while satisfying the delay constraints. Moreover, to convert the quaternary variable CIN into binary, we added a comparator CP and an inverter to the comparators frontend, as shown in Fig. 13. This extra block represented an increase of 5% on the QLUT area.

This decoder replaces the previous designed one and this new QLUT is simulated for timing nalysis. The power consumption for this modified QLUT is 36.5 μ W, which reveals an overhead of 5.2% in power consumption, when compared with the non modified QLUT.

VIII. SIMULATION AND SYNTHESIS RESULTS

The simulation and synthesis reports of the proposed circuits are shown in below, the simulation can be done by using the MATLAB Simulation Tool and synthesis report and power report can be measured by using XILINX 10.2i software.

QLUT HALFADDER Simulation Reports:



QLUT FULLADDER



Synthesis Report:

QLUT HALFADDER:

· 新聞 · 王永公式 · · · · · · · · · · · · · · · · · · ·	KKAR BER	2 24 44	í	3995923	RZZ V 00	
10-011年回日日本本日前日	-5(626)					
1.11 Addres						
and the second sec	1.1					
nd						
bein itiline	of simpli					
Salaman Seria	+ which there is a second state					
100 H 100	Contraction of the local data					
Patters of East	dia ter	一方式一部	1			
Table of 1 is	nr 170r	1 m 2 III				
are gute a mase of the						
Task cl \$28			- 10			
the l						
chie Report laco	os Lineri					
13mm						
to Description	are front on long second					
-57	the stand of some strange					
allow/en						
ho 75 local						
the spring per a based on the						
1		_				
glaphra 1	States .					
Ingl	Netta d			1	Rote	
	Tor		int.		164	
	tonia					
THE REPORT OF A COMPANY	THE PERSON NAME					
pee (Ope Tumb Spye	anter an and and	a new local				



Sk lit in Rod lass P	son linder Ade					Q#
1080 6 2533	Cadio FFXXFE	3112 /			Para Bettitt ? (0.0
-a 1	Trai sale d para / Bras	esai pero T	13			
1943 31 11	155en: Gibe De Textel Stratific Setteme: Ser 925 Sere Sete Stratig	inde of Logic + 1 /171	Ð		e.	
	her her tradition is be blint-out them b	t Des De Oly Dely D	optical. Term	(in two		
-	ttastog a s mm3-ol i	38 1347 G 371 0	i hadi, tasi bizi, Mili (c	istikust Koss Seti	4	
ananti la R	3mi i	305a (1.805a (11.48-1	14924, 114 1926, 22-8	Pae poper potel	*:	
incherinen incherinen incherinen incherinen incherinen	Inal XXI tax to lat explore Teal XXI tax to lat explore =0 Teal energy ange is 1000 tab	c 5.10 acca 1 5.12 acca 0.0100				
1 winnig by 100heaters 110 terestratives *	Names of modes () () () Names of modes () () ()	tilterel tilterel				
(frame)	: Therina (Cirty (194	o feit	4) (i)			38
	Design Objects of Tax, FR				Properties No select as a selected	
ter C	fet Instru-		10.00	las.	Ve.	
500 (30 Ta	an Sate Spine Sim	elana Bie	130			juttin instan
9 3 5 12						

la bir her Paper Sone	Seas Teles No.				
● 羅柳 (二 其 1 1 1	X RAIS FERRE	3800 FR Ma	田田市	B NITTER V 00	
	+ 10 forthers	11.			
Sec. 1	+ INT	11			
\$t1-)	1 302	11			
28					
	Setus stillingtiet scharg;				
	(manufilmenter bearing)				
	Deleter from Controlments	0 35			
	Salar of Come	The second second			
	Retar of Size For Sear	12 mil 16 (192)	-		
A STREET, STREET,	Hatter of 4 paper Offer	2 m d 32	3		
TO MANDA PARA	New rt tre	1. C. S. S. S. S.			
	Called of Sound Siles	1 1 1 1	114		
amt/21	Called of Audit	1.100.00.001			
Autophas					
Calify of the proof	Antibiot Menume Ramary)				
E secolarites					
ing ma	To Determine way front or th	12 20120			
A Loten IT					
All to Lot as here					
hell, imp;					
3 in Sempley	B				
Al@Dectime.	tadio stati				
A gampagan					
	A second delayer with the owner	and the second se			
-144	The line Glene 11	na fast			
	Genge Organia of			Tranto	
law	- Sacra	100		N 1867 S HINDS	
S	intera.				
9	inero				
10mm (02m 11	ang Stehe aberte mie	Den Dien von			
		Children and and a second			In the Automation
S 8 1					A DECEMBER OF
					The Party of the P

QLUT FULLADDER:

POWER REPORT:

QLUT HALFADDER

Ste Tasti Hep		Cont projectes		area (approach)			30
18 4 BR							
-	344	(or it)	. 9al	Services	United)		
ALLEN	3ds	100	4	-	1		
	No.	10	21	1	1	-	
Testificati	0	(00)	-1		11)		
3872	Test Lawrence	2004					
E giblion	This Speet 1	0.00	-	-		-	
-Date Tar		1.00					
3249							
Diam'r							
Thisses !!							
(inclusion)	Seater 1			_			
Derfartin daarm bar	fills certified						
Rumplerint deeligt 300	s LITA (capteri						
Inter Antipis 19 c	otplatos -						
Design Australia 1019 c	inglesse						
peth crowners	m peed disped	U. M. D. T.	a na gu	tra from nut	cheet screet	atility.	
£							1
Pages Team (Mang)	57						
Tanji							CALINA CO.
ALL ALL ALL ALL	21 - 11	1000	an La	0.1			PLAN AND PLAN
C9 63 (D) /		ALC: NO		211			- CARACTER STORE

QLUT FULLADDER:

Nane	Power(W)	Frequency (MHz)
dk <u>.</u> BUFGP	0.00054	100.0
dk <u>.</u> BUFGP/BU	FG1.0000	100.0
Total	0.00054	

	rama hiji	Used	Total Available	Utilization (%)
Clocks	0.001	1		
Logic	100	20	9312	02
Signals	0.000	20		-
0:	0.000	10	232	43
TotalQuiescent Power	0.081			
Total Dynamic Power	0.002			
TotalPower	0.083			

TABULAR COLUMN

The below table will shows the comparison between the Binary look up table logic and Quaternary lookup table logic

FACTOR	BINARY	QUATERNARY
	LOGIC(HA	LOGIC(HAF
	LF ADDER)	ADDER)
DELAY	4.28ns	4.06ns
POWER	35uw	36uw
AREA	7% of total	12% of total area
	area	

CLOCK	100MHZ	100MHZ
FREQUE		
NCY		

FACTOR	BINARY	
	LOGIC LUT	QUATERNARY
	(FULL	LOGIC LUT (FULL
	ADDER)	ADDER)
DELAY	4.35ns	3.95ns
POWER	65	84
(uw)		
AREA	9% of total	16% of total area
	area	
CLOCK	100MHZ	100MHZ
FREQUE		
NCY		

IX. CONCLUSION

We have reported an innovative QLUT design that can be used for multiple valued ombinational logic, this feature is achieved through a quaternary-to-binary decoder that quantize the input signals. While at the same time, achieving low power consumption, therefore, the presented design is a valid solution to reduce the interconnections impact, without increasing power consumption or losing performance Experimental results were performed on an implementation of a full adder employing the ASIC designed QLUT. The obtained results attested the circuit feasibility and its advantages, and its main characteristics (timing and power). in future we will implement this in many digital circuits in our dialy life appliances. By using QLUT Full adder we can design the Ripple Carry Adder for Extension.

REFERENCES

- L. Shang, A. S. Kaviani, and K. Bathala, "Dynamic power consumption in virtex-II FPGA family," in *Proc. ACM/SIGDA Int. Symp. Field-Program. Gate Arrays*, 2002, pp. 157–164.
- [2] Z. Zilic and Z. Vranesic, "Multiple-valued logic in FPGAs," in *Proc. Midwest Symp. Circuits Syst.*, 1993, pp. 1553–1556.
- [3] E. Ozer, R. Sendag, and D. Gregg, "Multiple-valued logic buses for reducing bus energy in low-power systems," *IEE Comput. Digital Tech.*, vol. 153, no. 4, pp. 270–282, Jul. 2006.
- [4] K. Current, "Current-mode CMOS multiple-valued logic circuits," IEEE J. Solid-State Circuits, vol. 29, no. 2, pp. 95–107, Feb. 1994.
- [5] J. Kim, "An area efficient multiplier using current-mode quaternary logic technique," in *Proc. 10th IEEE Int. Solid-State Integr. Circuit Technol.*, Nov. 2010, pp. 403–405.
- [6] W. S. Chu and W. Current, "Current-mode CMOS quaternary multiplier circuit," *Electron. Lett.*, vol. 31, no. 4, pp. 267–268, 1995.
- [7] R. da Silva, C. Lazzari, H. Boudinov, and L. Carro, "CMOS voltagemode quaternary look-up tables for multi-valued FPGAs," *Microelectron. J.*, vol. 40, no. 10, pp. 1466–1470, 2009.
- [8] C. Lazzari, J. Fernandes, P. Flores, and J. Monteiro, "An efficient low power multiple-value look-up table targeting quaternary FPGAs," in *Integrated Circuit and System Design. Power and Timing Model-ing, Optimization, and Simulation* (Lecture Notes in Computer Sci-ence), R. van Leuken and G. Sicard, Eds., New York, NY, USA: Springer-Verlag, 2011, pp. 84–93.
- [9] J. H. Anderson and F. N. Najm, "Power estimation techniques for FPGAs," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 10, pp. 1015–1027, Oct. 2004.
- [10] J. Uyemura, *Circuit Design for CMOS VLSI*. Boston, MA, USA: Kluwer Academic Publishers, 1992.

V.Narasimhulu, IJECS Volume 4 Issue 7 July, 2015 Page No.13256-13263

[11] T. G. Rabuske, C. R. Rodrigues, and S. Nooshabadi, "A 5MSps 8-bit SAR ADC with single-ended or differential input," *Microelectron. J.*, vol. 43, no. 10, pp. 680–686, 2012.

AUTHORS PROFILE

Mr.V.NARASIMHULU, is studying M.Tech with VLSI in Vaagdevi Institute of Technology and Science Proddatur, and obtained B.Tech degree in ECE from Sri Venkateswara College of Engineering and Technology JNTUA, Chittoor in 2012

Mr.K.V.BHANU PRASANTH, is an assistant professor in ECE dept. at Vaagdevi Institute of Technology and Science, Proddatur. He obtained his B.Tech degree in ECE from

VITS, JNTUA, Udayagiri in 2008, M.Tech degree in Electronics Instrumentation and Communication systems from 2012. He has 4 years of teaching experience and his area of interest is Satellite Comminication and he has published 8 papers in reffered international journals and presented 5 papers at national level conferences and also attended 5 national work shops.

Mr. C. MOHAMMED ASLAM, is the HOD in ECE dept. at Vaagdevi Institute of Technology and Science, Proddatur. He obtained his B.Tech degree in ECE from Dr. Babasaheb Ambedkar Maratwada University, Aurangabad in 1997, M.Tech degree in Digital Electronics and Computer Science from RGMCET, Nandyal, JNTU University, Hyderabad in 2007. He has 15 years of teaching experience and he registered his Ph. D from JNTUA in Digital Image Processing. His area of interest Microprocessor and EDC Circuits, he has published 13 papers in reffered international journals.